

# MEMORY

## 1 M × 32 BIT FAST PAGE MODE DRAM MODULE

### MB8501D032AA-60/-70

72-pin SIMM, 1 M × 32 BIT Fast Page Mode DRAM Module, 5 V, 1-Bank

#### ■ DESCRIPTION

The Fujitsu MB8501D032AA is a fully decoded, CMOS dynamic random access memory (DRAM) module consisting of two MB8118160A devices. The MB8501D032AA is optimized for those applications requiring high speed, high performance and large memory storage. The operation and electrical characteristics of the MB8501D032AA are the same as the MB8118160A which features fast page mode operation. For ease of memory expansion, the MB8501D032AA is offered in a 72-pad Single In-line Memory Module package (SIMM).

#### ■ PRODUCT LINE & FEATURES


Parameter		MB8501D032AA	
		-60	-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		110 ns min.	130 ns min.
Address Access Time		30 ns max.	35 ns max.
CAS Access Time		15 ns max.	17 ns max.
Fast Page Mode Cycle Time		40 ns min.	45 ns min.
Power Dissipation	Operating Mode	1760 mW max.	1650 mW max.
	Standby Mode	11 mW (CMOS)/22 mW (TTL)	

- Organization: 1,048,576 words × 32 bits
- Memory: MB8118160A, 2 pcs
- 5.0 V±10% Supply Voltage
- 1,024 Refresh Cycles/16.4 ms
- Self refresh capability
- Fast page mode operation
- Package and Ordering Information:  
72-pin SIMM, order as  
MB8501D032AA-xxSG  
(SG = Gold Pad)

# MB8501D032AA-60/-70

## ■ PACKAGE

Plastic SIMM Package




(MSS-72P-P86)

DQ <sub>0</sub>	2	1	V <sub>SS</sub>
DQ <sub>1</sub>	4	3	DQ <sub>16</sub>
DQ <sub>2</sub>	6	5	DQ <sub>17</sub>
DQ <sub>3</sub>	8	7	DQ <sub>18</sub>
V <sub>CC</sub>	10	9	DQ <sub>19</sub>
A <sub>0</sub>	12	11	N.C.
A <sub>2</sub>	14	13	A <sub>1</sub>
A <sub>4</sub>	16	15	A <sub>3</sub>
A <sub>6</sub>	18	17	A <sub>5</sub>
DQ <sub>4</sub>	20	19	N.C.
DQ <sub>5</sub>	22	21	DQ <sub>20</sub>
DQ <sub>6</sub>	24	23	DQ <sub>21</sub>
DQ <sub>7</sub>	26	25	DQ <sub>22</sub>
A <sub>7</sub>	28	27	DQ <sub>23</sub>
V <sub>CC</sub>	30	29	N.C.
A <sub>8</sub>	32	31	A <sub>8</sub>
RAS <sub>2</sub>	34	33	N.C.
N.C.	36	35	N.C.
N.C.	38	37	N.C.
CAS <sub>0</sub>	40	39	V <sub>SS</sub>
CAS <sub>3</sub>	42	41	CAS <sub>2</sub>
RAS <sub>0</sub>	44	43	CAS <sub>1</sub>
N.C.	46	45	N.C.
N.C.	48	7	WE
DQ <sub>24</sub>	50	49	DQ <sub>8</sub>
DQ <sub>25</sub>	52	51	DQ <sub>9</sub>
DQ <sub>26</sub>	54	53	DQ <sub>10</sub>
DQ <sub>27</sub>	56	55	DQ <sub>11</sub>
DQ <sub>28</sub>	58	57	DQ <sub>12</sub>
DQ <sub>29</sub>	60	59	V <sub>CC</sub>
DQ <sub>30</sub>	62	61	DQ <sub>13</sub>
DQ <sub>31</sub>	64	63	DQ <sub>14</sub>
N.C.	66	65	DQ <sub>15</sub>
PD <sub>2</sub>	68	67	PD <sub>1</sub>
PD <sub>4</sub>	70	69	PD <sub>3</sub>
V <sub>SS</sub>	72	71	N.C.

Pin #	Symbol	-60	-70
67	PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>
68	PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>
69	PD <sub>3</sub>	N.C.	V <sub>SS</sub>
70	PD <sub>4</sub>	N.C.	N.C.

# MB8501D032AA-60/-70

Fig.1 - BLOCK DIAGRAM



# MB8501D032AA-60/-70

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.5 to +7.0	V
Input Voltage	$V_{IN}$	-0.5 to +7.0	V
Output Voltage	$V_{OUT}$	-0.5 to +7.0	V
Short Circuit Output Current	$I_{OUT}$	-50 to +50	mA
Power Dissipation	$P_D$	2	W
Storage Temperature	$T_{STG}$	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

(Referenced to  $V_{SS}$ )

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage, All Inputs	$V_{IH}$	2.4	—	6.5	V
Input Low Voltage, All Inputs*	$V_{IL}$	-0.3	—	0.8	V
Ambient Temperature	$T_A$	0	—	70	°C

**Note:** \* Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ■ CAPACITANCE

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{CC} = 5.0\text{ V}$ )

Parameter	Symbol	Value		Unit
		Typ.	Max.	
Input Capacitance, $A_0$ to $A_9$	$C_{IN1}$	—	30	pF
Input Capacitance, $\overline{RAS}_0$ and $\overline{RAS}_3$	$C_{IN2}$	—	12	pF
Input Capacitance, $\overline{CAS}_0$ to $\overline{CAS}_3$	$C_{IN3}$	—	13	pF
Input Capacitance, $\overline{WE}$	$C_{IN4}$	—	21	pF
I/O Capacitance, ( $DQ_0$ to $DQ_{31}$ )	$C_{DQ}$	—	24	pF

# MB8501D032AA-60/-70

## ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter	Notes	Condition	Symbol	Value		Unit
				Min.	Max.	
Output High Voltage	*1	$I_{OH} = -5 \text{ mA}$	$V_{OH}$	2.4	—	V
Output Low Voltage	*1	$I_{OL} = 4.2 \text{ mA}$	$V_{OL}$	—	0.4	V
Input Leakage Current	$\overline{\text{RAS}}$	$0 \text{ V} \leq V_{IN} \leq V_{CC}$ , $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , all other pins not under test = 0 V	$I_{I(L)}$	-20	20	$\mu\text{A}$
	$\overline{\text{CAS}}$			-20	20	
	Address, $\overline{\text{WE}}$			-20	20	
Output Leakage Current		$0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V}$ , Data out disabled	$I_{O(L)}$	-20	20	$\mu\text{A}$
Operating Current (Average Power Supply Current)	*2	$\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling, $t_{RC} = \text{min}$	$I_{CC1}$	—	320	mA
				—	300	
Standby Current (Power Supply Current)	*2	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	$I_{CC2}$	—	4	mA
		$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$		—	2	
Refresh Current #1 (Average Power Supply Current)	*2	$\overline{\text{CAS}} = V_{IH}$ , $\overline{\text{RAS}} = \text{cycling}$ , $t_{RC} = \text{min}$	$I_{CC3}$	—	320	mA
				—	300	
Fast Page Mode Current	*2	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}} = \text{cycling}$ , $t_{PC} = \text{min}$	$I_{CC4}$	—	200	mA
				—	180	
Refresh Current #2 (Average Power Supply Current)	*2	$\overline{\text{RAS}} = \text{cycling}$ , $\overline{\text{CAS}}\text{-before-}\overline{\text{RAS}}$ , $t_{RC} = \text{min}$	$I_{CC5}$	—	320	mA
				—	300	
Refresh Current #3 (Average Power Supply Current)		Self Refresh	$I_{CC9}$	—	2	mA

**Notes:** \*1. Referenced to  $V_{SS}$ .

\*2.  $I_{CC}$  depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

$I_{CC}$  depends on the number of address change as  $\overline{\text{RAS}} = V_{IL}$  and  $\overline{\text{CAS}} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ .

$I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  are specified at one time of address change during  $\overline{\text{RAS}} = V_{IL}$  and  $\overline{\text{CAS}} = V_{IH}$ .

$I_{CC2}$  is specified during  $\overline{\text{RAS}} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ .

# MB8501D032AA-60/-70

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Parameter	Notes	Symbol	MB8501D032AA-60		MB8501D032AA-70		Unit
				Min.	Max.	Min.	Max.	
1	Time between Refresh		$t_{REF}$	—	16.4	—	16.4	ms
2	Random Read/Write Cycle Time		$t_{RC}$	110	—	130	—	ns
3	Access Time from $\overline{RAS}$	*4, 7	$t_{RAC}$	—	60	—	70	ns
4	Access Time from $\overline{CAS}$	*5, 7	$t_{CAC}$	—	15	—	17	ns
5	Column Address Access Time	*6, 7	$t_{AA}$	—	30	—	35	ns
6	Output Hold Time		$t_{OH}$	3	—	3	—	ns
7	Output Buffer Turn On Delay Time		$t_{ON}$	0	—	0	—	ns
8	Output Buffer Turn Off Delay Time	*8	$t_{OFF}$	—	15	—	17	ns
9	Transition Time		$t_r$	3	50	3	50	ns
10	$\overline{RAS}$ Precharge Time		$t_{RP}$	40	—	50	—	ns
11	$\overline{RAS}$ Pulse Width		$t_{RAS}$	60	100000	70	100000	ns
12	$\overline{RAS}$ Hold Time		$t_{RSH}$	15	—	17	—	ns
13	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time		$t_{CRP}$	5	—	5	—	ns
14	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*9, 10	$t_{RCD}$	20	45	20	53	ns
15	$\overline{CAS}$ Pulse Width		$t_{CAS}$	15	10000	17	10000	ns
16	$\overline{CAS}$ Hold Time		$t_{CSH}$	60	—	70	—	ns
17	$\overline{CAS}$ Precharge Time (C-B-R Refresh)	*16	$t_{CPN}$	10	—	10	—	ns
18	Row Address Setup Time		$t_{ASR}$	0	—	0	—	ns
19	Row Address Hold Time		$t_{RAH}$	10	—	10	—	ns
20	Column Address Setup Time		$t_{ASC}$	0	—	0	—	ns
21	Column Address Hold Time		$t_{CAH}$	15	—	15	—	ns
22	Column Address Hold Time from $\overline{RAS}$		$t_{AR}$	35	—	35	—	ns
23	$\overline{RAS}$ to Column Address Delay Time	*11	$t_{RAD}$	15	30	15	35	ns
24	Column Address to $\overline{RAS}$ Lead Time		$t_{RAL}$	30	—	35	—	ns
25	Column Address to $\overline{CAS}$ Lead Time		$t_{CAL}$	30	—	35	—	ns
26	Read Command Setup Time		$t_{RCS}$	0	—	0	—	ns
27	Read Command Hold Time Referenced to $\overline{RAS}$	*12	$t_{RRH}$	0	—	0	—	ns

(Continued)

## MB8501D032AA-60/-70

(Continued)

No.	Parameter	Notes	Symbol	MB8501D032AA-60		MB8501D032AA-70		Unit
				Min.	Max.	Min.	Max.	
28	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	*12	$t_{\text{RCH}}$	0	—	0	—	ns
29	Write Command Setup Time	*13, 17	$t_{\text{WCS}}$	0	—	0	—	ns
30	Write Command Hold Time		$t_{\text{WCH}}$	15	—	15	—	ns
31	Write Command Hold Time from $\overline{\text{RAS}}$		$t_{\text{WCR}}$	35	—	35	—	ns
32	$\overline{\text{WE}}$ Pulse Width		$t_{\text{WP}}$	10	—	10	—	ns
33	Write Command to $\overline{\text{RAS}}$ Lead Time		$t_{\text{RWL}}$	15	—	17	—	ns
34	Write Command to $\overline{\text{CAS}}$ Lead Time		$t_{\text{CWL}}$	15	—	17	—	ns
35	DIN Setup Time		$t_{\text{DS}}$	0	—	0	—	ns
36	DIN Hold Time		$t_{\text{DH}}$	15	—	15	—	ns
37	Data Hold Time from $\overline{\text{RAS}}$		$t_{\text{DHR}}$	35	—	35	—	ns
38	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh Cycles)		$t_{\text{RPC}}$	5	—	5	—	ns
39	$\overline{\text{CAS}}$ Setup Time (C-B-R Refresh)		$t_{\text{CSR}}$	0	—	0	—	ns
40	$\overline{\text{CAS}}$ Hold Time (C-B-R Refresh)		$t_{\text{CHR}}$	10	—	12	—	ns
41	$\overline{\text{CAS}}$ to Data in Delay Time		$t_{\text{CDD}}$	15	—	17	—	ns
42	DIN to $\overline{\text{CAS}}$ Delay Time		$t_{\text{DZC}}$	0	—	0	—	ns
43	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width		$t_{\text{RASP}}$	—	100000	—	100000	ns
44	Fast Page Mode Read/Write Cycle Time		$t_{\text{PC}}$	40	—	45	—	ns
45	Access Time from $\overline{\text{CAS}}$ Precharge	*7, 15	$t_{\text{CPA}}$	—	35	—	40	ns
46	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time		$t_{\text{CP}}$	10	—	10	—	ns
47	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge		$t_{\text{RHCP}}$	35	—	40	—	ns
48	Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	*17	$t_{\text{CPWD}}$	55	—	62	—	ns
49	$\overline{\text{RAS}}$ Pulse Width (Self Refresh)	*18	$t_{\text{RASS}}$	100	—	100	—	$\mu\text{s}$
50	$\overline{\text{RAS}}$ Precharge Time (Self Refresh)	*18	$t_{\text{RPS}}$	110	—	125	—	ns
51	$\overline{\text{CAS}}$ Hold Time (Self Refresh)	*18	$t_{\text{CHS}}$	-50	—	-50	—	ns

# MB8501D032AA-60/-70


- Notes:**
- \*1. An initial pause ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$ ) of 200  $\mu\text{s}$  is required after power-up followed by any eight  $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of eight  $\overline{\text{RAS}}$  cycles.
  - \*2. AC characteristics assume  $t_{\text{T}} = 5 \text{ ns}$ .
  - \*3.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring the timing of input signals. Transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  - \*4. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}} (\text{max})$ ,  $t_{\text{RAD}} \leq t_{\text{RAD}} (\text{max})$ . If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will be increased by the amount that  $t_{\text{RCD}}$  exceeds the value shown.
  - \*5. If  $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{max})$ ,  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$ , and  $t_{\text{ASC}} \geq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{CAC}}$ .
  - \*6. If  $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$  and  $t_{\text{ASC}} \leq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{AA}}$ .
  - \*7. Measured with a load equivalent to two TTL loads and 100 pF.
  - \*8.  $t_{\text{OFF}}$  and  $t_{\text{OEZ}}$  are specified that output buffer change to high-impedance state.
  - \*9. Operation within the  $t_{\text{RCD}} (\text{max})$  limit ensures that  $t_{\text{RAC}} (\text{max})$  can be met.  $t_{\text{RCD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}} (\text{max})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  - \*10.  $t_{\text{RCD}} (\text{min}) = t_{\text{RAH}} (\text{min}) + 2t_{\text{T}} + t_{\text{ASC}} (\text{min})$ .
  - \*11. Operation within the  $t_{\text{RAD}} (\text{max})$  limit ensures that  $t_{\text{RAC}} (\text{max})$  can be met.  $t_{\text{RAD}} (\text{max})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}} (\text{max})$  limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
  - \*12. Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
  - \*13.  $t_{\text{WCS}}$  is specified as a reference point only. If  $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$  the data output pin will remain High-Z state through entire cycle.
  - \*14. Assumes that  $t_{\text{WCS}} < t_{\text{WCS}} (\text{min})$ .
  - \*15.  $t_{\text{CPA}}$  is access time from the selection of a new column address (caused by changing  $\overline{\text{CAS}}$  from "L" to "H"). Therefore, if  $t_{\text{CP}}$  become long,  $t_{\text{CPA}}$  also become longer than  $t_{\text{CPA}} (\text{max})$ .
  - \*16. Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh.
  - \*17.  $t_{\text{WCS}}$  and  $t_{\text{CPWD}}$  are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If  $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$ , the cycle is an early write cycle and  $D_{\text{OUT}}$  pin will maintain high-impedance state throughout the entire cycle. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the  $D_{\text{OUT}}$  pin, and write operation can be executed by satisfying  $t_{\text{RWL}}$ ,  $t_{\text{CWL}}$ ,  $t_{\text{RAL}}$  and  $t_{\text{CAL}}$  specifications.
  - \*18. Assumes that self refresh.
- \*Source: See MB8118160A Data Sheet for details on the electricals.



# MB8501D032AA-60/-70

## ■ PACKAGE DIMENSIONS

### 72-PIN SINGLE IN-LINE MEMORY MODULE (CASE No.: MSS-72P-P86)



# MB8501D032AA-60/-70

## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3763  
Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281-0770  
Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.